The PE43665 is a 75Ω, high-linearity, 6-bit RF digital step attenuator (DSA) covering a 31.5 dB attenuation range in 0.5 dB steps. The PE43665 provides both a parallel (latched or direct mode) and serial CMOS control interface, operates on a single 3V supply and maintains high attenuation accuracy over frequency and temperature. It also has a unique control interface that allows the user to select an initial attenuation state at power-up. The PE43665 exhibits very low insertion loss and low power consumption. This functionality is delivered in a 4 × 4 mm QFN footprint.
The PE43665 is a 75Ω, high-linearity, 6-bit RF digital step attenuator (DSA) covering a 31.5 dB attenuation range in 0.5 dB steps. The PE43665 provides both a parallel (latched or direct mode) and serial CMOS control interface, operates on a single 3V supply and maintains high attenuation accuracy over frequency and temperature. It also has a unique control interface that allows the user to select an initial attenuation state at power-up. The PE43665 exhibits very low insertion loss and low power consumption. This functionality is delivered in a 4 × 4 mm QFN footprint.
Description | 6-bit; 64 states |
Min Freq. | 1 MHz |
Max Freq. | 2000 MHz |
Max Typ. IL (dB) | 1.80 |
Min Typ. IL (dB) | 1.40 |
IIP3 (dBm) | 52 |
Attn Range (dB) | 0.00–31.50 |
Attn Step (dB) | 0.5 |
Interface | Parallel (Latched, Direct) |
Bits | 6 |
Attenuation Accuracy (dB @ 1 GHz) | ±(0.15 + 4% of setting) |
Switching Time | 1 µs |
ESD HBM (V) | 500 |
Package | 20L QFN |
Package (mm) | 4x4 |
Products displayed on this site are protected under one or more of the following U.S. Patents.